Abstract: The paper presents a graphical blockdiagram based programming tool, which is a new software development system for digital signal processing (DSP). This system provides a blockdiagram editor; therefore, the DSP system can be easily built by connecting functional blocks as described in the signal-flow graph. A block library is set up, which includes basic signal processing functions and some frequently used high level signal processing functions like FIR, IIR, FFT, etc. A friendly graphic user interface (GUI) based on the 'X-Window' system is developed to support each design step. Users can then improve their design easily according to the GUI's response. To guarantee the correctness of the circuits designed, the debugging and verifying capabilities are embedded in our system. The full system is combined with a structural silicon compiler, which we developed previously. Several designs will be illustrated as examples. It has been shown that this tool will be suitable for DSP system design by using a silicon compiler. We will ascertain the features from these tools and add some specific features of DSP circuit to create our system for DSPJASIC chip design.
Introduction
Several silicon compilers, including Cathedral [l], System Architect's Workbench [2] , and Hyper [3], have been proposed to design DSP systems. These systems, and other general-purpose silicon compilers, always provide behavioral description languages, such as Silage [4] and ISPS [SI, for use in the description of electronic circuits. Unfortunately, for large modern circuit design, the complexity of behavioral description is increasing and has encumbered documentation in design. Therefore, it is still not easy for DSP system designers to get their own DSP chips. Obviously, a much more convenient design environment for designers is needed. As graphics displays cost less and thus become more easily available, we believe it is time to take advantage of the ability of the human brain to process pictures; this is more efficient than verbal description [SI. In this situation, a graphical block-diagram based editor is then developed to help circuit designers and to document designed circuits well. In the last decade, some graphic programming tools have 0 IEE, 1993
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Since the goal is to use a block-diagram as input description of DSP circuits, we should develop some tools to deal with the block-diagram operation for a DSP circuit. These tools include the block-diagram editor, block-diagram syntax checker and graphic compiler. In designing these tools the significant problem encountered is how to operate these block-diagrams efficiently and friendly on the screen. Therefore, we devise a special data structure effective in editing, debugging and compiling.
The graphid entry will be translated into C-like behavioral description language and/or 'design specification behavioral description language' (DSL), which was developed by our group. The system flow chart and data flow chart of our graphic designed environment are shown in Fig. la and b . Finally, the synthesised data is transferred to TSP format, the input description of Genesil, before the chip layout can be obtained.
operators: FIR, IIR, correlation, FFT, absolute value., maximum value, minimum value. The last class is the interconnection operator used to connect function units in the block diagram.
To reduce circuit complexity and/or to increase modularity, the system supports hierarchical design. Designers can split their design into several modules. For example, a 2-order lattice structure filter can be decomposed into two basic lattice blocks. We design the basic lattice block first, as shown in Fig. 2a and b Fig. 2c and d .
The three terms which generally form a DSP circuit are defined as follows. A primitive function unit is the most primitive element which represents a basic DSP operation. A symbol is a function unit at the lower hierarchy which is composed of primitive function units. A circujt is comprised of symbols and function units.
Users design their DSP circuits in which the use of some subcircuits repeats itself frequently. These subcircuits can be designed as a user's defined function unit and saved in the library for further use. The process in the creation of the user's defined function unit is described as follows: first, users construct the subcircuit with the existing primitive function units and define a new symbol for this subcircuit; then, they store this new symbol in the function unit library. As given in Fig. 2b 
Graphic compiler
The task of graph compilation is to translate the blockdiagram into behavioral description language. Each block represents a DSP task and is corresponding to a code paragraph of the behavioral description. In our system, where are two behavioral description languages supported: C-like and design specification language (DSL). The differences between these two behavioral description languages are listed in Table 1 select either language to meet their requirement. The graphic compilation process is depicted as follows:
(i) Write down a code paragraph for every block except the I/P and O/P blocks.
(ii) Assign constant value to the constant block.
(iii) Assign the input signal to the I/P block.
(iv) In case the first block has no signal assigned to them, start from the first block to write down the statements: Then next block.
Graphic interface
A graphic interface supports users in their design at each step in their production of circuits. This is because the graphic interface can provide a natural supplement for other means of communication. The 'translation distance' required for graphic comprehension is often small [ll], and therefore the circuits more powerful and useful. Utilising the graphic user interface, one can move, delete, load and save his drawing in the course of blockdiagram editing. When debugging is under way, one selects the nets of function units, then traces the value in these nets to ensure that the circuits are correct. Having gone through these steps, the graphic compiler then translates the block-diagram to behavioral description languages. Finally, the high level synthesiser will deal with these behavioral description languages and produce the input format TSP for the Genesil CAD tool. All these steps are in contact with a graphic user interface. The user can watch the results from GUI's feedback at each step, while typical synthesis programs make their own decisions without the benefit of the user's expertise. 
Data structures
There are three classes of data structure in our system. Each data structure is designed for a special purpose. The first class is the editing step, at which objects are represented in the block-diagrams, and include function units as well as wires. The second class is the syntax checking step, at which the relations between function units are organised. Two types of data structure are formed: nets and function units. The third class involves graphic compilation, at this stage the only knowledge to be understood is the relations among the function units, while both the positions of the units and the data structure of the net are no longer in need. Therefore, the data structure will be condensed in the course of graphic compilation to generate the C-like or DSL codes.
Block-diagram editor
The editor basically provides drawing, modifying, loading, and saving operations. The icons of blocks are all displayed on the screen in a flat manner, as shown in Hierarchical design is permitted in our system as described in Section 2.1. In C-like language, a symbol represents a subprogram in a hierarchical block diagram. For example, a lattice block is a subprogram in a 2-order lattice lilter circuit. In DSL language, DSL can deal with the architecture design such as the buffers and the buses, but DSL does not provide the feature of separation of the main program and subprograms. Thus, we should flat the whole block diagram into one hierarchical level, then treat the block diagram as one DSL program.
Syntax checker
The reason for going through the syntax checking process is that all the errors arising from the block diagram's drawing and the function's designing will be detected at this step. The data structure at the time of syntax checking is designed for this purpose. The drawing errors can be classified into two types. First, a net that contacts without a function unit's output connector called the floating net can be detected from the 'pointer of output function unit' field of corresponding net data structure. Second, 1/0 connectors of a function unit that contacts without a net can be deleted from the 'pointer of input net' and the 'pointer of output net' field of the respected function unit. and c, we can find that DSL language is a lower level language than C-like. In DSL language, key words like ROM, VAR, and CONSTANT appear in the program. A guidance for the user is that an experienced designer should use DSL to get a better result, while an inexperienced designer would better use C-like to bypass the flatting process. The result of the layout shown in Fig. 5d is produced by Genesil CAD tool.
We provide another capability to detect the function's design error. Within a DSP block-diagram, every net contains responding signal values. We can trace the value of a net to prove the correctness of a designed blockdiagram. In this manner, we should find the relation between a primitive function unit input and output nets. For example, the output net's value of one adder will be the sum of the input net's value.
We .
. . . ples have been illustrated to show that the system does really provide a friendly design environment for DSP system designers. More power simulation tools and verification capability should be added in the future. And, more useful macro blocks should be developed for application in the specific domain. 
